



Europäisches Patentamt  
European Patent Office  
Office européen des brevets

Publication number:

**0 301 499  
A2**

B6

12

## EUROPEAN PATENT APPLICATION

21 Application number: 88112121.4

51 Int. Cl.4: G06F 11/16

22 Date of filing: 27.07.88

30 Priority: 29.07.87 US 79297

43 Date of publication of application:  
01.02.89 Bulletin 89/05

84 Designated Contracting States:  
AT BE CH DE ES FR GB GR IT LI LU NL SE

71 Applicant: STRATUS COMPUTER, INC.  
55 Fairbanks Boulevard  
Marlboro Massachusetts 01752(US)

72 Inventor: Long, William L.  
184 Chapel Street  
Pembroke Massachusetts 02359(US)  
Inventor: Wambach, Robert F.  
194 Pine Street  
Attleboro Massachusetts 02703(US)  
Inventor: Baty, Kurt F.  
26, Hill Street  
Medway Massachusetts 02053(US)  
Inventor: Lamb, Joseph M.  
61 Jones Road  
Hopedale Massachusetts 01747(US)  
Inventor: McNamara, John E.  
31 Old Marlboro Road  
Maynard Massachusetts 01754(US)

74 Representative: Blumbach Weser Bergen  
Kramer Zwirner Hoffmann Patentanwälte  
Radeckestrasse 43  
D-8000 München 60(DE)

64 Digital data processor with fault tolerant peripheral bus communications.

97 A fault-tolerant digital data processing system comprises a first input/output controller communicating with at least one peripheral device over a peripheral device bus. The peripheral bus includes first and second input/output buses, each having means for carrying data, address, control, and timing signals. The input/output controller includes an element for applying duplicate information signals synchronously and simultaneously to the first and second input/output buses for transfer to the peripheral device. The input/output controller further includes a bus interface element for receiving, in the absence of fault, duplicative information signals synchronously and simultaneously from the first and second input/output buses.

EP 0 301 499 A2